

Refine Search

Search Results -

| Term | Documents |
|-------------------------|-----------|
| (24 AND 3).PGPB,USPT. | 1 |
| (L24 AND L3).PGPB,USPT. | 1 |

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L27

Refine Search

Recall Text



Clear

Interrupt

Search History

 DATE: Friday, June 30, 2006 [Printable Copy](#) [Create Case](#)

Set
Name **Query**
 side by
 side

Hit
Count **Set**
 Name
 result set

DB=PGPB,USPT; PLUR=YES; OP=OR

| | | | |
|------------|-----------------|-----|------------|
| <u>L27</u> | L24 and l3 | 1 | <u>L27</u> |
| <u>L26</u> | L24 and l6 | 0 | <u>L26</u> |
| <u>L25</u> | L24 and l7 | 0 | <u>L25</u> |
| <u>L24</u> | (717/143)[CCLS] | 293 | <u>L24</u> |
| <u>L23</u> | l6 and l13 | 5 | <u>L23</u> |
| <u>L22</u> | l6 and l12 | 2 | <u>L22</u> |
| <u>L21</u> | l6 and l11 | 5 | <u>L21</u> |
| <u>L20</u> | l6 and l10 | 3 | <u>L20</u> |
| <u>L19</u> | l7 and l13 | 2 | <u>L19</u> |
| <u>L18</u> | l7 and l12 | 1 | <u>L18</u> |
| <u>L17</u> | l7 and l11 | 4 | <u>L17</u> |

| | | | |
|---|---|-------|------------|
| <u>L16</u> | l7 and l10 | 1 | <u>L16</u> |
| <u>L15</u> | l7 and l9 | 46 | <u>L15</u> |
| <u>L14</u> | l7 and l8 | 46 | <u>L14</u> |
| <u>L13</u> | (712/245)[CCLS] | 567 | <u>L13</u> |
| <u>L12</u> | (712/248)[CCLS] | 180 | <u>L12</u> |
| <u>L11</u> | (712/205)[CCLS] | 301 | <u>L11</u> |
| <u>L10</u> | (711/169)[CCLS] | 617 | <u>L10</u> |
| <u>L9</u> | (712/2-300)[CCLS] | 12252 | <u>L9</u> |
| <u>L8</u> | (712/2-300)![CCLS] | 12252 | <u>L8</u> |
| <i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i> | | | |
| <u>L7</u> | L6 and l3 | 79 | <u>L7</u> |
| <u>L6</u> | L4 near12 (remov\$5 or reduc\$5 or minimiz\$7 or delet\$4) | 1290 | <u>L6</u> |
| <u>L5</u> | l3 and L4 | 1724 | <u>L5</u> |
| <u>L4</u> | (replicat\$4 or duplicat\$3 or cop\$4) near6 (instruction\$1 or microinstruction\$1 or macroinstruction\$1 or command\$3) | 24654 | <u>L4</u> |
| <u>L3</u> | l1 and l2 | 9492 | <u>L3</u> |
| <u>L2</u> | (instruction or command\$3) near6 (fetch\$4 or dispatch\$5 or prefetch\$5) | 34333 | <u>L2</u> |
| <u>L1</u> | (fetch\$4 or dispatch\$5 or prefetch\$5) near12 (series or seque\$6 or order) | 20020 | <u>L1</u> |

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((((replicat*, duplicat*, cop*) <near/12> (instruction*, microinstruction*))<in>metadata..."

☒ e-mail

Your search matched 14 of 208 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

» Key

| | |
|----------|----------------------------|
| IEEE JNL | IEEE Journal or Magazine |
| IEEE JNL | IEEE Journal or Magazine |
| IEEE CNF | IEEE Conference Proceeding |
| IEEE CNF | IEEE Conference Proceeding |
| IEEE STD | IEEE Standard |

Modify Search

((((replicat*, duplicat*, cop*) <near/12> (instruction*, microinstruction*))<in>metadata...

[Search](#)☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ **1. Instruction fetching: Coping with code bloat**
 Uhlig, R.; Nagle, D.; Mudge, T.; Sechrest, S.; Emer, J.;
[Computer Architecture, 1995. Proceedings, 22nd Annual International Symposium on](#)
 22-24 Jun 1995 Page(s):345 - 356
[AbstractPlus](#) | Full Text: [PDF](#)(1212 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **2. The architecture of the LR33020 graphX processor: a MIPS-RISC based X-terminal controller**
 Desai, S.;
[Computer Design: VLSI in Computers and Processors, 1992. ICCD '92. Proceedings...](#) IEEE 1992;
 Conference on
 11-14 Oct. 1992 Page(s):205 - 208
 Digital Object Identifier 10.1109/ICCD.1992.276249
[AbstractPlus](#) | Full Text: [PDF](#)(296 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **3. The block-based trace cache**
 Black, B.; Rychlik, B.; Shen, J.P.;
[Computer Architecture, 1999. Proceedings of the 26th International Symposium on](#)
 2-4 May 1999 Page(s):196 - 207
 Digital Object Identifier 10.1109/ISCA.1999.765951
[AbstractPlus](#) | Full Text: [PDF](#)(192 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **4. MIDE: smoothing branch and instruction cache miss penalties on deep pipelines**
 Drach, N.; Seznec, A.;
[Microarchitecture, 1993. Proceedings of the 26th Annual International Symposium on](#)
 1-3 Dec. 1993 Page(s):193 - 201
 Digital Object Identifier 10.1109/MICRO.1993.282743
[AbstractPlus](#) | Full Text: [PDF](#)(628 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **5. One billion transistors, one uniprocessor, one chip**
 Patt, Y.N.; Patel, S.J.; Evers, M.; Friendly, D.H.; Stark, J.;
[Computer](#)
 Volume 30, Issue 9, Sept. 1997 Page(s):51 - 57
 Digital Object Identifier 10.1109/2.612249

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(328 KB\)](#) [IEEE JNL](#)
[Rights and Permissions](#)



6. Speculative data-driven multithreading

Roth, A.; Sohi, G.S.;

[High-Performance Computer Architecture, 2001. HPCA. The Seventh International Symposium on](#)
 19-24 Jan. 2001 Page(s):37 - 48

Digital Object Identifier 10.1109/HPCA.2001.903250

[AbstractPlus](#) | Full Text: [PDF\(1148 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)



7. Trace cache redundancy: red and blue traces

Ramirez, A.; Larriba-Pey, J.L.; Valero, M.;

[High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. Sixth International Symposi](#)
 8-12 Jan. 2000 Page(s):325 - 333

Digital Object Identifier 10.1109/HPCA.2000.824361

[AbstractPlus](#) | Full Text: [PDF\(104 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)



8. Implementation of atomic primitives on distributed shared memory multiprocessors

Michael, M.M.; Scott, M.L.;

[High-Performance Computer Architecture, 1995. Proceedings. First IEEE Symposium on](#)
 22-25 Jan. 1995 Page(s):222 - 231

Digital Object Identifier 10.1109/HPCA.1995.386540

[AbstractPlus](#) | Full Text: [PDF\(692 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)



9. Architectural design of a complex arithmetic signal processor (CASP)

Varma, Y.; Tull, M.P.;

[Region 5 Conference: Annual Technical and Leadership Workshop, 2004](#)

2 April 2004 Page(s):69 - 76

Digital Object Identifier 10.1109/REG5.2004.1300163

[AbstractPlus](#) | Full Text: [PDF\(1843 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)



10. An instruction set and microarchitecture for instruction level distributed processing

Ho-Seop Kim; Smith, J.E.;

[Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on](#)
 25-29 May 2002 Page(s):71 - 81

Digital Object Identifier 10.1109/ISCA.2002.1003563

[AbstractPlus](#) | Full Text: [PDF\(378 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)



11. Program decision logic optimization using predication and control speculation

Hwu, W.-M.W.; August, D.I.; Sias, J.W.;

[Proceedings of the IEEE](#)

Volume 89, Issue 11, Nov. 2001 Page(s):1660 - 1675

Digital Object Identifier 10.1109/5.964444

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(295 KB\)](#) | Full Text: [HTML](#) [IEEE JNL](#)
[Rights and Permissions](#)



12. Fast secure processor for inhibiting software piracy and tampering

Jun Yang; Youtao Zhang; Lan Gao;

[Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium](#)
 2003 Page(s):351 - 360

Digital Object Identifier 10.1109/MICRO.2003.1253209

[AbstractPlus](#) | Full Text: [PDF\(385 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

**13. Transient fault detection via simultaneous multithreading**

Reinhardt, S.K.; Mukherjee, S.S.;

Computer Architecture, 2000. Proceedings of the 27th International Symposium on
2000 Page(s):25 - 36[AbstractPlus](#) | Full Text: [PDF](#)(1412 KB) [IEEE CNF](#)[Rights and Permissions](#)**14. A commercial multithreaded RISC processor**

Storino, S.; Aipperspach, A.; Borkenhagen, J.; Eickemeyer, R.; Kunkel, S.; Levenstein, S.; Uhlman,

Solid-State Circuits Conference, 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE Interna
5-7 Feb. 1998 Page(s):234 - 235, 442

Digital Object Identifier 10.1109/ISSCC.1998.672449

[AbstractPlus](#) | Full Text: [PDF](#)(516 KB) [IEEE CNF](#)[Rights and Permissions](#)[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

Indexed by
 Inspec®